Abstract-This letter reports an integrated ultrawideband impulse radio design. The proposed radio applies a combination of frequency-shift keying and ON-OFF keying to realize intrinsic clock and data recovery as well as asynchronous wireless communication. The transmitter uses frequency-hopping and duty-cycling methods to achieve ultrawide bandwidth. Both of the transmitter and the receiver are fabricated on IBM 0.18-µm CMOS process. The chip core area is 0.031 mm 2 for the transmitter and 0.017 mm 2 for the receiver. The measured power consumption is 2.89 mW for the transmitter and 5.4 mW for the receiver at the data rate of 3 Mb/s. The sensitivity at 1.3 ×10 −3 bit error rate, 2.5 Mb/s, and 10.42-ns pulsewidth is −60 dBm.
I. INTRODUCTION

E
MERGING implantable and wearable biosensors expect low-power wireless communication components for short-range wireless data communication [1] , [2] . Usually, such systems operate in an "always-ON" mode and need to send a data package when a special event is detected. Because of the sparse property of these target signals, asynchronous sensing becomes an attractive solution, since the power and speed tradeoff can be tremendously alleviated without the constant sampling [3] , [4] . Therefore, asynchronous sensors demand asynchronous wireless communication to exercise their advantages in wireless sensing applications.
To solve the above-mentioned problem, we explore impulse radio ultrawideband (IR-UWB) with asynchronous communication. The IR-UWB has been widely used in wireless biomedical sensors [5] , [6] . However, clock synchronization in low-power IR-UWB is challenging, as the conventional clock and data recovery (CDR) process is complicated and powerhungry. Some special CDR methods have been proposed for IR-UWB, including but not limited to: pulse coupled injection locking [7] and dual-band UWB [8] , which transmits the timing information periodically using a separate channel, delaylocked loop with a crystal oscillator at the receiver [5] , S-OOK UWB [9] , which transmits extra synchronization pulses, coherent receiver with local oscillators [10] , [11] , and Manchester encoder [12] , which merges the clock in the data. However, besides power and area considerations, the above-mentioned CDR methods all rely on a constant clock and, therefore, do not meet the requirement of asynchronous sensors.
In this letter, we demonstrate an integrated asynchronous UWB impulse radio, which has the following advantages for low-power applications. First, the receiver has very simple CDR circuit. Second, the asynchronous communication can tolerate clock jitter and even clock rate variation during communication. Third, when there is no data to be transmitted, the transmitter and the receiver are silent, which saves power. Finally, when the transmission begins, no wake-up time is required at the receiver. These advantages are achieved by applying frequency-shift-keying (FSK)-OOK modulation [13] . Moreover, compared with the previous FSK-OOK transmitter design [14] , the proposed transmitter has frequencyhopping and duty-cycling features to achieve lower power consumption and meet the UWB standard IEEE 802.15.4(a). Detailed circuits and systems design, as well as the measurement results of the circuit and the system, are presented in Sections II and III.
II. SYSTEM AND CIRCUIT DESIGN
The system diagram of the proposed asynchronous IR-UWB is shown in Fig. 1 . The transmitter takes Clock and Data as inputs. Here, Data is in nonreturn zero format. Then, bits "1"s and "0"s are separated by combining Clock and Data using an AND gate and an inverter (INV). Operating "Clock & Data" generates bit "1" while operating "Clock & ∼ Data" generates bit "0". Both bits "1"s and "0"s are transmitted using a dual-band IR-UWB. In the dual-band radio, two RF transmitters and two RF receivers are working at different frequency bands to transmit bits "1"s and "0"s separately. When the receiver detects the bits, an or gate and a D flipflop (DFF) recover the clock and data. Here, the D terminal of the DFF is connected to the logic high voltage V H . Using such operation, when Clock is silent, no data transmission or clock synchronization is performed, which saves power. While Clock starts toggling, the receiver immediately performs clock recovery without a wake-up time, which enables the real-time communication for wireless sensors. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. a 4-to-16 decoder for frequency selection, and a power amplifier. The ring oscillator is built with 16 delay units and an input inverter. The input inverter enables or disables the ring oscillator depending on the I nput signal, which realizes ON-OFF keying (OOK). When the I nput signal is "ON," the oscillation frequency can be controlled by selecting the number of delay units in the ring oscillator through the 4-to-16 decoder. The decoder translates the 4-b binary code to a 16-b thermometer code to select the oscillation frequency, which realizes FSK. Therefore, by combining FSK and OOK, adjacent homogeneous bits are separated by time, while heterogeneous bits are distinguished by frequency. In this design, the radio uses the sub-GHz UWB band with the oscillation frequency between 100 and 600 MHz. At the final stage of the transmitter, the power amplifier is implemented as an inverter chain with transistors of increased sizes. Using this structure, when the I nput signal is "OFF," the whole RF transmitter, including the ring oscillator and the power amplifier, is silent. Therefore, the power consumption is only caused by the leakage current In order to meet the FCC rules of the UWB fractional bandwidth, in this design, the transmitter applies duty cycling and frequency hopping to extend the spectrum of the transmitted impulses. The duty-cycling adjustment is realized by changing the duration of the I nput signal. This is done digitally using external control circuits in the current design, but the control circuits can be integrated in the next version of the chip. The transmitter also applies frequency hopping to achieve a wider bandwidth of the transmitted impulse. The frequency hopping is realized by changing the frequency of the impulse during transmission. A total 16 different frequencies are available by changing the inputs of the 4-to-16 decoder for frequency selection. Since a noncoherent receiver is applied, the frequency range of hopping when transmitting bit "1"s should not extend to the frequency band of bit "0"s, and vice versa. Both duty cycling and data rate should be adjusted based on the power and bit-error-rate (BER) requirements of specific applications.
The noncoherent RF receiver consists of an RF filter, an LNA, a gain stage, a dc level shifter, an envelope detector, and a comparator. The RF filter is applied to separate the bit "1" and the bit "0." In this transmitter design, bit "0" is transmitted at a low frequency (<200 MHz) and bit "1" is transmitted at a high frequency (>300 MHz). Therefore, a low-pass filter is used for the channel "0" receiver, and a high-pass filter is used for the channel "1" receiver. The following stage of the receiver detects the energy of the RF signals. First, an LNA [15] and a gain stage amplify the RF signal. Then, a dc level shifter shifts the dc level of the RF signal to a lower value. After that, the envelope detector recovers the envelope Measured spectrum of transmitted impulse. Left: low-frequency impulse for bit "'0"s. Right: high-frequency impulse for bit "1"s.
of the RF signal. At the last stage of the receiver, a comparator digitizes the envelope signal.
III. MEASUREMENT RESULT
The transmitter and receiver chips are fabricated using the IBM 0.18-µm CMOS technology. The microphotos of the chips are presented in Fig. 3 (right) . The core silicon areas of the transmitter and the receiver are 0.031 and 0.017 mm 2 , respectively. The experiment setup is also shown in Fig. 3 (left) . In our testing, the transmitter and receiver chips are supported by two field-programmable gate array (FPGA) boards, which are connected to computers through USB cables. The FPGAs serve as digital backend circuits in the system, so files can be transferred between the two computers using the proposed radio. The transmitter backend controls the duty cycling of the impulse by tuning the duration of the impulse width, and also manages the frequency of the impulse using the frequency-select bits. Fig. 4 shows the transmitted impulses with and without frequency hopping. The spectra of the transmitted impulses for the high-frequency and the low-frequency bands are shown in Fig. 5 . The spectra meet the UWB fractional bandwidth requirement (>20%) in the sub-GHz range. Monopole antennas are used for both frequency bands. The transmission distance is 40 cm.
During data transmission, the noncoherent receiver front ends detect the transmitted impulses for bit "1"s and bit "0"s separately using different front-end filters. After amplification and envelope detection, the recovered bits are digitized using level-crossing comparators. Fig. 6 presents the ideal and measured waveforms during transmission, where the transmitted data, transmitted impulse of both bit "0" and bit "1", and the recovered envelope that will be digitized by the comparators are shown. In this design, the threshold voltage of the comparator is adjusted manually. Automatic threshold voltage generators will be implemented in the future designs. After digitization, clock and data can be recovered using an OR gate and a DFF show in Fig. 1 . The recovered clock may have a jitter, but it does not affect the data recovery. This is because the data are recovered by counting the number of clock cycles instead of tracking the exact location of the clock edges. Beyond a point-to-point communication, multiple channels could be developed using more subcarrier frequencies in different channels thanks to the wide frequency band of UWB.
The power consumption of the system is measured. The power consumption of the transmitter is shown in Fig. 7 (right). For a pulsewidth of 16.7 ns at a data rate of 3 Mb/s, the transmitter power consumption is 120 pJ/b. The receiver's power cost is 5.4 mW. The sensitivity at 1.3 × 10 −3 BER (including bit error condition and clock error condition [16] ), 2.5 Mb/s, and 10.42-ns pulsewidth is −60 dBm while the peak jitter is 36.5 ns, as shown in the eye diagram in Fig. 7 (left) . Table I summarizes the system performance.
IV. CONCLUSION
In this letter, we present the design and measurement results of the integrated asynchronous UWB impulse radio. Compared with previous designs, by using asynchronous FSK-OOK modulation, intrinsic CDR is achieved without an external clock. The design has the potential to be used in low-power biomedical sensors.
